Responsibilities

We are looking for a Principal ASIC Synthesis and Timing Engineer to lead the implementation of complex SoCs for next-generation satellite and space systems. You will own the constraints development and validation—from RTL handoff to synthesis —and collaborate closely with architecture, RTL design, DFT, and physical design team. This role also involves managing external physical design partners, driving convergence of schedule and ensuring first-pass silicon success in advanced FinFET technologies. You’ll be a key contributor in achieving timing closure, optimizing PPA, and supporting design integration with external partners. You will be part of a collaborative design team developing state-of-the-art mixed-signal SoCs to be hosted on some of the largest, most powerful, rapidly designed and rapidly manufactured satellites ever deployed in space. In your first 6 months, you will develop and implement new SoC sub-systems for satellite communications and beyond. In your first two years, you will have contributed to developing cutting-edge SoCs that will fly in space.
Own the complete RTL-to-Synthesis flow: Do synthesis at block and top level, Work with physical design team to integrate the floorplanning information for physical synthesis.
Develop and maintain design methodologies, scripts, and automation to optimize performance, power, and area (PPA).
Collaborate with front-end and verification teams to ensure clean handoffs, timing closure, and efficient design iteration.
Drive timing closure across multiple voltage and process corners, including sign-off with foundry-qualified tools.
Own Lint, CDC and UPF checks and drive collaboration to close out issues.
Develop an end to end formal verification methodology without any gap to deliver on full confidence functionality between the RTL and the post layout netlist.
Manage and technically guide external physical design partners and service vendors, ensuring alignment on milestones, deliverables, and quality standards.
Work with EDA vendors to debug and optimize tool flows, and evaluate new methodologies.
Support chip bring-up and debug through close collaboration with post-silicon and test teams.
Support your product through production and spaceflight.

Principal ASIC Synthesis and Timing Engineer at K2 Space · LumiJobs

Principal ASIC Synthesis and Timing Engineer

Responsibilities

Qualification

Required

Preferred

Benefits

Company

K2 Space

More roles at K2 Space