FPGA/ASIC Design Engineer (Silicon Engineering)

Irvine, CAfull time

On Site

entry

$125k–$165k

H1B: no

SpaceX FPGA/ASIC Design Engineer at SpaceX develops next-generation FPGAs and ASICs for Starlink satellite broadband system. The role involves designing complex SoC blocks using Verilog/System Verilog and optimizing designs for power, performance, and area.

Responsibilities

Design ASICs and/or FPGAs for Starlink projects, implementing complex SoC blocks and SoC integration tasks using Verilog/System Verilog
Optimize designs for power, performance and area
Participate in the full ASIC/FPGA design lifecycle for Starlink projects, from high-level conceptual and architectural discussions through microarchitecture, design partitioning, and collaboration with backend/implementation teams, and assist in lab bring-up and validation
Contribute to continual improvements to our designs by building physical and digital tools to analyze data collected on orbit and in the lab
Engage in high-level architectural design for test systems to support FPGA/ASIC validation, generational interoperability, and integration with DSP/communications subsystems for comprehensive lab and on-orbit verification
Collaborate with software engineers in developing production software for your designs

Qualification

ASIC/FPGA system integration experienceProficiency in PythonExperience in designing DSP

Required

Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or Physics
1+ years of experience in RTL Design using SystemVerilog, Verilog or VHDL

Preferred

ASIC/FPGA system integration experience
Proficiency in Python, C/C++, and Bash
Experience in designing DSP, digital communication system datapath blocks, and/or modem design
Experience with EDA tools such as HDL simulators (e.g. VCS, Questa, IES), HDL Lint tools (e.g. Spyglass), FPGA tools (e.g. Xilinx Vivado, Altera Quartus II)
Experience and understanding of AXI/AHB/APB protocols
Strong foundation in electrical engineering fundamentals
Experience debugging complex PCBs containing Microprocessors and FPGAs in the lab using equipment such as oscilloscopes and spectrum analyzers
Ability to work in a dynamic environment with changing needs and requirements

Benefits

Dental
Vision
401(k)
Parental Leave
Life Insurance

Company

SpaceX

View company page

Source: greenhouse

Active within the past hour

More roles at SpaceX

Yield Engineer, RF Final Test Integration (Starlink/Akoustis)

Bastrop, TX

Weld Support Technician

McGregor, TX

Welding Technical Trainer, GTAW (Starship)

Starbase, TX

Welding Supervisor (Super Heavy Booster)

Hawthorne, CA

Apply on Employer Site