SpaceX The Design Verification Engineer at SpaceX leads digital ASIC and FPGA verification at block and system levels for next-generation chips used in Starlink. This role includes executing verification test plans, contributing to pre-silicon verification, and supporting chip bring-up and post-silicon validation.
