DRAM Technology Physical Design and Block-Level PPA Optimization Intern

Boise, IDinternshipOn SiteentryH1B: yes

Micron Technology DRAM Technology Physical Design and Block-Level PPA Optimization Intern at Micron Technology. Entry-level internship for students and recent graduates with 0-2 years of experience.

About this role

DRAM Technology Physical Design and Block-Level PPA Optimization Intern at Micron Technology. Internship for students and recent graduates — an entry-level position, typically 0-2 years of experience. Location: Boise, ID. Apply via the company's official careers page.

Company

Micron Technology

View company page

10000+ employees

Semiconductors

Founded 1978

Source: simplify

Active within the past hour

More roles at Micron Technology

ASIC Digital Design Intern

Minneapolis, MN

ASIC Validation Intern

Minneapolis, MN

HBM SoC Physical Design Engineer Intern

Folsom, CA