STA Physical Design Engineer, Senior Principal

San Josefull timeOn Site

Apply on Employer Site

senior

$185k–$230k

H1B: yes

Astera Labs Senior Principal Physical Design Engineer responsible for backend implementation of complex SoCs for AI infrastructure. Leads RTL2GDS flow, timing, power, and signoff decisions on advanced process nodes.

Responsibilities

Astera Labs is redefining the connectivity fabric that powers rack-scale AI infrastructure. As a Principal Engineer on the Physical Design team, you will own the backend implementation of complex, high-performance SoCs that sit at the heart of the world's largest AI clusters — driving floorplan, timing, power, and signoff decisions that directly determine product PPA and time-to-market.
This is a hands-on technical leadership role. You will architect physical design methodology, mentor senior engineers, and partner closely with RTL, DFT, analog, and package teams to take our next generation of connectivity silicon from RTL to tapeout on leading-edge nodes.
End-to-End RTL2GDS Ownership
Own the full RTL2GDS flow on advanced process nodes — synthesis, floorplan, placement, CTS, routing, and signoff — across Astera's connectivity product portfolio
Drive block- and chip-level place & route strategy, congestion resolution, and routing convergence on high-frequency, high-density designs
Architect clock tree synthesis and clocking topology to meet skew, latency, and power targets
Lead tapeout execution: final ECO closure, GDS handoff, and post-tapeout support through fab
Timing, Power & Signoff
Drive multi-mode multi-corner STA closure, low-power implementation (UPF/CPF), and IR/EM analysis to signoff
Own physical verification (LVS, DRC, antenna, ERC) and reliability signoff through clean closure
Define methodology for ECO flows, hierarchical timing, and full-chip signoff sign-around
Technical Leadership & Cross-Functional Partnership

Qualification

Deep expertise in synthesisFamiliarity with EMIRSalary range is $185

Required

Bachelor's degree in Electrical Engineering, Computer Engineering, or related field
8+ years of physical design experience with multiple tapeouts on advanced process nodes (7nm or below)
Deep expertise in synthesis, place & route, CTS, and timing closure using industry-standard tools (Synopsys Fusion Compiler / ICC2, Cadence Innovus, PrimeTime)
Strong command of low-power design techniques (multi-Vt, power gating, DVFS, UPF)
Proficiency in Tcl/Python scripting for flow automation
Proven track record delivering high-frequency, high-complexity SoC blocks or full-chip implementations to production

Preferred

MS in Electrical Engineering or Computer Engineering
Experience with high-speed SerDes-heavy designs, PCIe Gen 6/7, or UALink/UCIe-based connectivity SoCs
Hands-on experience with hierarchical implementation and full-chip integration of large designs (>500M gates)
Familiarity with EMIR, thermal, and package co-design considerations
Experience mentoring senior engineers and driving methodology adoption across teams
Salary range is $185,000 to $230,000 depending on experience, level, and business need. This role may be eligible for discretionary bonus, incentives and benefits.
We know that creativity and innovation happen more often when teams include diverse ideas, backgrounds, and experiences, and we actively encourage everyone with relevant experience to apply, including people of color, LGBTQ+ and non-binary people, veterans, parents, and individuals with disabilities.

Company

Astera Labs

View company page

Source: greenhouse

Active within the past hour

More roles at Astera Labs

Senior Software Engineer- AI for RTL Design & Formal Verification

San Jose

Principal Design Verification Engineer- SerDes/PHY IP

San Jose

SG&A AI Implementation Intern

San Jose

AI Product Management Intern

San Jose, CA

Boost Your Interview Chances

Improve Resume Match Score

Free

Your Score

9.0

Strong Applicant

Must-Have Skills for This Role

RTL2GDSsynthesisfloorplanplacementCTSrouting

Optimize my Resume

Apply Faster with Autofill

Free

Save your profile once. LumiJobs pre-fills the employer's application form so you stop re-typing the same answers on every site.

Apply With Autofill

Or skip LumiJobs's tools and submit directly on the employer's career site.

Apply on Employer Site