Technical Lead Digital Design Engineer

San Josefull timeOn Site

Apply on Employer Site

senior

H1B: yes

Astera Labs Technical Lead Digital Design Engineer responsible for RTL implementation of complex digital designs from micro-architecture through sign-off. Collaborate with verification, PD, and DFT teams to deliver high-performance connectivity products.

Responsibilities

Own the RTL implementation of complex digital designs from micro-architecture through sign-off.
Collaborate with verification teams to review test plans and debug issues.
Support efforts to achieve timing closure and implement Design-for-Test (DFT) features.
Scripting and automation for ASIC methodology improvement.
Accountable for quality and overall design success with the support of senior engineers.

Qualification

Education & ExperienceDigital Design ExpertiseUnderstanding of clockingProtocols & IntegrationBase salary range is $160

Required

Education & Experience:
Bachelor’s degree in electrical engineering or equivalent
5+ years of experience developing SoC/silicon products in Server, Storage, and/or Networking markets
Digital Design Expertise:
Expertise in RTL coding with SystemVerilog and synthesis with Synopsys or Cadence.
Track record of delivering high-quality digital designs from definition to production.
Experience in high-speed design in advanced technology nodes.
Understanding of functional and formal verification at block and chip level.
Understanding of clocking, CDC and RDC and static-timing analysis
Protocols & Integration:
Proficient with high-speed protocols such as PCIe, Ethernet, DDR, or similar
Experience with IP development and integration

Preferred

Experience with embedded firmware development or standard embedded processor subsystems (RISC-V, Arm, etc.) is a plus
Knowledge of design-for-test (DFT) in a production environment.
Base salary range is $160,000 USD-$200,000 USD,and will be determined based on the candidate's capabilities and employees in similar positions.
We know that creativity and innovation happen more often when teams include diverse ideas, backgrounds, and experiences, and we actively encourage everyone with relevant experience to apply, including people of color, LGBTQ+ and non-binary people, veterans, parents, and individuals with disabilities.

Company

Astera Labs

View company page

Source: greenhouse

Active within the past hour

More roles at Astera Labs

Principal Product Manager, Fiber Connectivity

San Jose

STA Physical Design Engineer, Senior Principal

San Jose

Senior Software Engineer- AI for RTL Design & Formal Verification

San Jose

Principal Design Verification Engineer- SerDes/PHY IP

San Jose