CPU Verification Engineer

Austin, TXfull timeOn Site

Apply on Employer Site

senior

$140k–$250k

H1B: no

Nuvacore The CPU Verification Engineer drives verification scope and strategy to ensure architectural correctness of the CPU against specifications and a golden reference model. This role involves building verification environments, generating stimulus, and collaborating with architecture and RTL teams.

Responsibilities

Plan & Strategy: Drive the verification scope, strategy, and test plans for architectural correctness — the CPU's behavior and architectural state versus the specification and a golden reference model.
Environment Setup: Build, maintain, and scale robust verification environments — including co-simulation against the golden reference model — that compare architectural state end to end.
Test & Debug: Generate stimulus in assembly and random instruction sequences (RIS) to exercise the full instruction set and architectural corner cases such as exceptions, interrupts, and privilege transitions.
Coverage Closure: Define the coverage space, write functional coverage monitors, and analyze metrics to prove the architectural test plan is complete.
Cross-functional Collaboration: Partner with architects and RTL teams to root-cause mismatches across RTL, model, and specification, drive design fixes, and support emulation, FPGA, and silicon bring-up.

Qualification

Hands-on functional verificationExceptionsAssertions and formal verification

Required

Degree in Electrical/Computer Engineering, Computer Science, or equivalent practical experience.
15+ years (Principal) or 4+ years (Senior Engineer) of design-verification experience, ideally on a CPU or complex digital design.
Strong knowledge of CPU architecture and micro-architecture — the instruction set, architectural state, exceptions, and privilege model — with a good understanding of at least one modern ISA (x86, ARM, or RISC-V).
Hands-on functional verification: test plans, testbenches, checkers, and coverage.
Proficiency in C/C++/Rust and/or SystemVerilog, plus a scripting language (Python; Perl a plus).
Experience writing and debugging tests in assembly for CPU verification.
Architectural / instruction-set verification against a golden reference model.
Random instruction sequence (RIS) stimulus generation.
Exceptions, interrupts, privilege levels, and virtualization.
Constrained-random verification and coverage-driven closure.
Assertions and formal verification.
Emulation/FPGA and silicon bring-up and debug (waveforms, trace).

Preferred

Architectural / instruction-set verification against a golden reference model
Random instruction sequence (RIS) stimulus generation
Exceptions, interrupts, privilege levels, and virtualization
Constrained-random verification and coverage-driven closure
Assertions and formal verification
Emulation/FPGA and silicon bring-up and debug

Company

Nuvacore

View company page

Source: lever

Active within the past hour

More roles at Nuvacore

CPU DFT Engineer

Austin, TX

CPU Custom Library Cell Design (IC)

Austin, TX

CPU Custom Memory Design - SRAMs and Register Files

Austin, TX

Formal Verification Engineer

Austin, TX

Boost Your Interview Chances

Improve Resume Match Score

Free

Your Score

9.0

Strong Applicant

Must-Have Skills for This Role

C++RustSystemVerilogPythonPerlAssembly

Optimize my Resume

Apply Faster with Autofill

Free

Save your profile once. LumiJobs pre-fills the employer's application form so you stop re-typing the same answers on every site.

Apply With Autofill

Or skip LumiJobs's tools and submit directly on the employer's career site.

Apply on Employer Site